



YJQ20N04AQ

N-Channel Enhancement Mode Field Effect Transistor

Product Summary

V_{DS}	40V
I_D	20A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	15.0m
$R_{DS(ON)}$ (at $V_{GS}=4.5V$)	20.0m
100% EAS Tested	

General Description

Excellent package for heat dissipation
 High density cell design for low $R_{DS(ON)}$
 Part no. with suffix "Q" means AEC-Q101 qualified

Applications

Power switching applications
 Uninterruptible power supply
 DC-DC convertor
 12V Automotive systems

Ordering Information (Example)

PREFERRED P/N	PACKING CODE	M
YJQ20N04AQ	F1	Q

Absolute Maximum Ratings ($T_A=25$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-source Voltage	V_{DS}	40	V
Gate-source Voltage	V_{GS}	± 20	V
Drain Current	I_D	$T_C=25$	20
		$T_C=100$	17
Pulsed Drain Current ^A	I_{DM}	80	A
Avalanche energy ^B	EAS		
Total Power Dissipation ^C	P_D	$T_A=25$	
		$T_C=25$	
Thermal Resistance Junction-to-Case	Steady-State	R_{JC}	5.9
			/W




YJQ20N04AQ

Electrical Characteristics ($T_J=25$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
-----------	--------	------------	-----	-----	-----	-------



Typical Electrical and Thermal Characteristics Diagrams





YJQ20N04AQ




Figure 7. $R_{DS(on)}$ VS Drain Current






Figure 8. Forward characteristics of reverse diode







Figure 13. Maximum Transient Thermal Impedance

Figure 14. Safe Operation Area



DFN3333-8L Package information





Disclaimer

The information presented in this document is for reference onl
