N-Channel Enhancement Mode Field Effect Transistor

Product Summary

● V_{DS}	100V
● I_D	40A
● $R_{DS(ON)}$(at V_{GS}=10V)	21mΩ
● $R_{DS(ON)}$(at V_{GS}=6V)	25mΩ
● 100% EAS Tested	
● 100% V_{DS} Tested	

General Description

- Split gate trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- Power switching application
- Uninterruptible power supply
- DC-DC convertor

■ Absolute Maximum Ratings (T_A=25 unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		V_{DS}	100	V
Gate-source Voltage		V_{GS}	±20	V
Drain Current	T_A=25	I_D	7	A
	T_A=100			

Typical Electrical and Thermal Characteristics Diagrams



Figure 1. Output Characteristics



Figure 2. Transfer Characteristics



Figure 3. Capacitance Characteristics



Figure 4. Gate Charge



Figure 5. On-Resistance vs Gate to Source Voltage



Figure 6. Normalized On-Resistance



Figure 7. RDS(on) VS Drain Current



Figure 8. Forward characteristics of reverse diode







Figure 13. Maximum Transient Thermal Impedance



Figure 14. Safe Operation Area

■ Test Circuits & Waveforms



Figure A. Unclamped Inductive Switching (UIS) Test Circuit & Waveform



Figure B. Gate Charge Test Circuit & Waveform



Figure C. Resistive Switching Test Circuit & Waveform



Figure D. Diode Recovery Test Circuit & Waveform